

Optimization of CMOS Ring Oscillator for Enhanced Stability and Efficiency

¹ Monika Sohgaura ²Dr. Ritesh Sadiwala ¹M. Tech Scholar, ²Professor

¹Department of Electronics and Communication Engineering, Bhabha college of engineering Bhopal, (M.P.) ²Department of Electronics and Communication Engineering, Bhabha college of engineering Bhopal, (M.P.)

Email: 1M.17.abhay@gmail.com, 2ritesh14ci@gmail.com.com

performance Abstract:-This work investigates the optimization of a CMOS ring oscillator using different multiobjective optimization algorithms: Multi-Objective Particle Swarm Optimization (MOPSO), Multi-Objective Grey Wolf Optimizer (MOGWO), and Multi-Objective Cuckoo Search (MOCS). The performance metrics considered are the oscillator's frequency, power consumption, phase noise at a 1 MHz offset, and the figure of merit. The results demonstrate that each algorithm has distinct strengths. MOCS achieves the highest frequency, making it suitable for high-frequency applications. MOGWO provides the best phase noise performance, ensuring superior signal purity. MOPSO offers a balanced performance with good phase noise and moderate frequency, ideal for general applications. This comparative analysis highlights the importance of selecting the appropriate optimization algorithm based on specific design requirements and priorities.

Keywords:- Power Amplifier, Optimization, Objective, Cuckoo Search, Grey Wolf Optimizer.

I. INTRODUCTION

A CMOS ring oscillator is a series of CMOS inverters, each with a PMOS and NMOS transistor, connected in a closed loop [1]. This configuration generates an oscillating signal by continuously inverting the input signal and propagating it through the stages. The frequency of the oscillation is determined by the delay introduced by each inverter stage, with the total oscillation period being twice the cumulative propagation delay of all the stages. An odd number of stages is essential for the correct phase shift for sustained oscillation. CMOS ring oscillators are fundamental building blocks in modern digital and analog integrated circuits, playing a crucial role in various applications, including clock generation, frequency synthesis, and delay generation. Their simplicity, low power consumption, high noise immunity, and scalability make them cost-effective and suitable for largescale integration. Ring oscillators are crucial in phase-locked synthesis, (PLLs) for frequency characterization, power management, and temperature sensing [2]. They provide precise control over clock frequencies, optimize timing performance, and characterize manufacturing processes. Their sensitivity to process variations ensures ICs meet performance criteria. CMOS ring oscillators are indispensable tools in modern electronics. contributing to reliable and efficient IC designs. Ring oscillators are crucial in power management strategies like dynamic voltage and frequency scaling (DVFS) and temperature sensing, maintaining circuit stability. Their

simplicity and effectiveness make them indispensable in modern electronics, contributing to reliable and efficient IC designs. As demand for efficient, reliable, and compact electronic systems grows, CMOS ring oscillators continue to drive innovation [3]. CMOS ring oscillators are crucial in integrated circuit (IC) design due to their versatility and critical role in ensuring the functionality and performance of ICs. These oscillators consist of an odd number of inverters connected in a loop, producing a periodic oscillating signal. They are essential for generating precise clock signals, synchronizing digital circuits, and ensuring reliable operation of complex systems. They also serve as critical delay elements in testing and characterization. Their low power consumption, high noise immunity, and robustness against process variations make them suitable for various applications, including IoT, wearable electronics, and biomedical devices [4].

II. LITERATURE REVIEW

A novel sizing technique to improve the efficiency and performance of CMOS ring oscillators (ROs) is presented by Mohammadi et al. [1]. This approach balances several design objectives by using circuit simulation and multi-objective optimisation techniques. Power consumption, phase noise, figure of merit, integration index, design cycle time, and Pareto front concerns are all taken into account while estimating circuit characteristics. Four optimisation strategies are used in the study to attain the best outcomes in 0.18-um CMOS technology. A novel design with four static singleended inverters and four feedforward inverters is proposed by Grozing et al. [2]. This topology improves phase noise and lowers quadrature error. Sikarwar et al. [3] describe the design and analysis of a nine-stage ring oscillator using the Cadence Virtuoso tool in 45 nm technology. Their design aims to minimize power consumption, jitter, noise, and periodic steady-state response, achieving an 18.9% reduction in power consumption. Jalil et al. [4] explore the implementation techniques and performance comparisons of the Differential Ring Oscillator (DRO) as a CMOS voltage-controlled oscillator (VCO) in low radio frequency (RF) bands. The study discusses various circuit approaches and their performance. Mandal et al. [5] examine the structure and operating principles of ring oscillators (RO), focusing on the frequency of oscillation and propagation delay of delay stages. The study addresses techniques to overcome limitations, such as negative skewed delay RO, multifeedback RO, and coupled RO. It also discusses potential applications based on voltage tuning characteristics and multiphase outputs. Fortuny et al. [6] investigate ring



SHODH SANGAM -- A RKDF University Journal of Science and Engineering

oscillator (RO)-based degradation and annealing monitors on a 28 nm versatile array chip. The test vehicle enables reliable statistical characterization of RO monitor circuits stressed by BTI and HCD, as well as their annealing behavior, providing detailed insights into their performance. Corradini et al. [7] introduce a rapid simulation-based method for characterizing CMOS ring oscillators (ROs), essential for energy management in self-powered systems. This method extracts key parameters from AC simulations of the unitary-stage CMOS inverter, allowing for the estimation of dynamic behavior using analytical expressions rather than extensive transient simulations. Gate et al. [8] present a voltagecontrolled ring oscillator (VCRO) utilizing a carbon nanotube field-effect transistor (CNTFET). The design features a delay cell based on a three-transistor NAND gate, with VCO circuits configured in three, five, and seven stages. Simulations indicate that oscillation frequencies range from 274.56 GHz to 348.29 GHz, with power consumption between 92.49 µW and 120.96 µW. The power delay product (PDP) is evaluated as a figure of merit, making this design suitable for low power and extremely high-frequency applications. Sadeghi et al. [9] propose a temperaturecompensated ring oscillator designed for low power consumption in bio-implantable and wearable devices. While conventional ring oscillators are apt for biomedical applications, their frequency is temperature-dependent. The proposed design employs two current sources, one temperature-independent and the other complementary to absolute temperature (CTAT), to power the subthreshold ring oscillator. This approach reduces the ring oscillator's thermal coefficient to 80.4 ppm/°C, achieving a total power consumption of only 14.5 µW. Luo et al. [10] describe an energy-efficient true random number generator (TRNG) that leverages the jitter noise of a single ring oscillator (RO). This TRNG generates consecutive pulses due to the fixed intrinsic propagation delay and time-varying jitter noise. The design, fabricated using a 40-nm standard CMOS process. demonstrates high energy efficiency of 2.5 pJ/bit at 53 Mbps, and its randomness is validated through characterization.

III. METHODOLOGY

A ring oscillator (RO) is an active electrical device known as a complementary metal-oxide-semiconductor (CMOS) consisting of an odd number of NOT gates (inverters) linked in a loop. In a CMOS ring oscillator (RO), inverters are the main components consuming power. The total power consumption is divided into static and dynamic components. Static power, caused by leakage current, is negligible. Dynamic power results from short circuit (crowbar) current and switching current. The total power consumption of the RO circuit can be calculated by considering these dynamic power contributions:

$$Power = \frac{W}{L}, \frac{V_{DD}^2 (V_{DD} - V_T)^2}{2.(V_{DD} - 2V_T)(\frac{1}{k K_{nn}} + \frac{1}{K_{nn}})}$$
(1)

Phase noise is a continuous stochastic process that reflects random variations in the phase of an oscillator operating at a steady frequency. It is primarily caused by white noise, control voltage noise, and flicker noise. The total phase noise of the circuit can be expressed by considering these contributing factors:

$$L\{\Delta f\} = \frac{8}{3\eta} \frac{kT}{P} \frac{V_{DD}}{V_{char}} \frac{f_{osc}^2}{\Delta f^2}$$
 (2)

$$V_{char} = \Delta V/_{V} \tag{3}$$

In Eqs. (2) and (3), f is the offset frequency from the carrier at which the phase noise is measured, V is the gate over drive voltage, K is Boltzmann constant, T is absolute temperature, and γ is a coefficient which is 2/3 for long channel devices in saturation Hajimiri et al. (1999). The FoM is a quality performance measure of a RO and is defined in the form of Eq. (4).

$$F_0 M = 10 \log_{10} \left[L\{\Delta f\} \frac{\Delta f^2}{f_{osc}^2} \frac{P}{1mw} \right]$$
 (4)

Optimization of CMOS RO

This section describes the proposed approach for optimizing and enhancing the performance of a CMOS ring oscillator (RO). Recent research has explored numerous optimization techniques to find the best solutions for various practical problems. In this section, a simulation-based optimization tool is used to solve the optimal design problem of the proposed CMOS RO circuit. This approach bypasses the traditional modeling stage and directly uses a simulator to evaluate objective or fitness functions and check circuit constraints, as shown in Figure 1.



Figure 1: Simulation-based sizing/optimizing tool

1. Performance Measures

Here are the definitions and mathematical equations for the performance parameters used in the CMOS ring oscillator design optimization:

Frequency (fout): The frequency of the ring oscillator, which determines how fast the oscillator operates

$$f_{out} = \frac{1}{2.N.t_{delay}} \tag{5}$$

Where N is the number of stages in the ring oscillator, and t_{delay} is the propagation delay of each stage.

Power Consumption: The total power consumed by the ring oscillator.

$$P = V_{dd}^{2} * f_{out} * C_{load} \tag{6}$$



SHODH SANGAM -- A RKDF University Journal of Science and Engineering

where V_{dd} is the supply voltage, f_{out} is the frequency, and C_{load} is the load capacitance.

Phase Noise: The phase noise of the oscillator measured at a 1 MHz offset from the carrier frequency. It indicates the purity of the signal in the frequency domain.

$$L(f_m) = 10 \log_{10}(\frac{1}{2}(\frac{f_{out}}{f_m})^2 \frac{kT}{P})$$
 (7)

where f_m is the offset frequency (1 MHz), k is Boltzmann's constant, T is the absolute temperature, and P is the power consumed by the oscillator.

Figure of Merit (FoM): A comprehensive performance metric that combines frequency, power consumption, and phase noise.

$$FoM = L(f_m) + 10\log_{10}(\frac{f_{out}}{P})$$
 (8)

where $L(f_m)$ is the phase noise at a 1 MHz offset, f_{out} is the frequency, and P is the power consumption.

IV. RESULTS AND DISCUSSIONS

The analysis of CMOS ring oscillator design using different optimization algorithms reveals distinct outcomes. The Cuckoo Search (CS) algorithm identifies a single optimal solution with specific values for power, frequency, and phase noise, balancing these metrics at approximately 1.0 mW, 1.0 GHz, and -100.0 dBc/Hz, respectively. In contrast, both the Multi-Objective Grey Wolf Optimizer (MOGWO) and the Multi-Objective Particle Swarm Optimization (MOPSO) algorithms generate a range of optimal solutions forming Pareto fronts. MOGWO's solutions range from 1.14 mW to 1.16 mW in power, 0.55 GHz to 0.7 GHz in frequency, and -100.07 dBc/Hz to -100.02 dBc/Hz in phase noise. MOPSO presents a broader range, with power from 1.0 mW to 1.6 mW, frequency from -0.5 GHz to 1.0 GHz, and phase noise from -100.25 dBc/Hz to -100.0 dBc/Hz. Thus, MOGWO and MOPSO offer multiple trade-off solutions, providing designers with flexibility in selecting an optimal configuration based on specific performance requirements, while CS offers a singular, balanced solution.




Figure 2: Frequency Analysis for CMOS Ring Oscillator Design




Figure 3: Power Analysis for CMOS Ring Oscillator
Design




Figure 4: Phase Noise Analysis for CMOS Ring Oscillator Design




Figure 5: Figure of Merit Analysis for CMOS Ring
Oscillator Design

Based on the provided results in figure 4 to figure 5 we can infer the performance of the CMOS ring oscillator design using three different optimization algorithms: MOPSO (Multi-Objective Particle Swarm Optimization), MOGWO (Multi-Objective Grey Wolf Optimizer), and MOCS (Multi-Objective Cuckoo Search). MOCS achieves the highest frequency, followed by MOGWO and then MOPSO. This suggests that MOCS is better at optimizing for higher operational frequencies. MOGWO achieves the lowest power consumption, closely followed by MOPSO. MOCS has the highest power consumption, indicating a trade-off for its higher frequency performance. MOGWO achieves the best phase noise performance, followed closely by MOPSO. MOCS has slightly worse phase noise, but it is still within an acceptable range. MOPSO achieves the best overall figure of merit, indicating the best trade-off between frequency, power, and phase noise. MOGWO is slightly worse, and MOCS has the lowest FoM, reflecting its higher power consumption and slightly worse phase noise despite its higher frequency.



SHODH SANGAM -- A RKDF University Journal of Science and Engineering

- MOPSO provides the best overall trade-off with the highest figure of merit, indicating balanced performance across all parameters.
- MOGWO offers the best phase noise performance and low power consumption, making it suitable for designs where noise performance is critical.
- MOCS achieves the highest frequency but at the cost of higher power consumption and slightly worse phase noise, making it suitable for applications prioritizing high-frequency operation.

The choice of optimization algorithm should align with the specific design priorities, whether it's balancing overall performance (MOPSO), minimizing power and phase noise (MOGWO), or maximizing frequency (MOCS).

Table 1: Performance Analysis

Parameters	МОМІРО [1]	MOPSO	MOGWO	MOCS
fout(GHz)	1.03	0.46632	0.68428	1.9079
PhaseNoise@1MHz (dBc/Hz)	-99.242	-100.018	-100.022	-99.85

The performance analysis of the CMOS ring oscillator using different optimization algorithms such as MOMIPO, MOPSO, MOGWO, and MOCS is presented in table 4.1. MOCS stands out with the highest frequency at 1.9079 GHz, making it ideal for high-frequency applications, though it has slightly worse phase noise at -99.85 dBc/Hz. MOGWO delivers the best phase noise performance at -100.022 dBc/Hz, ensuring high signal purity, and offers a moderate frequency of 0.68428 GHz. MOPSO strikes a balance with good phase noise at -100.018 dBc/Hz and a moderate frequency of 0.46632 GHz, suitable for general-purpose applications. MOMIPO achieves a relatively high frequency of 1.03 GHz but suffers from the highest phase noise at -99.242 dBc/Hz, making it less favorable for applications where low phase noise is critical.

V. CONCLUSION AND FUTURE SCOPE

The comparative analysis of CMOS ring oscillator designs optimized using MOMIPO, MOPSO, MOGWO, and MOCS reveals that each algorithm excels in different performance aspects. MOCS is the optimal choice for achieving the highest frequency (1.9079 GHz), suitable for applications demanding high operational speed. MOGWO excels in minimizing phase noise (-100.022 dBc/Hz), ensuring high signal purity, which is critical for noise-sensitive applications. MOPSO offers a well-balanced performance, with good phase noise (-100.018 dBc/Hz) and moderate frequency (0.46632 GHz), making it versatile for various applications. Although MOMIPO achieves a relatively high frequency (1.03 GHz), its higher phase noise (-99.242 dBc/Hz) limits its suitability for applications requiring stringent noise performance. The findings underscore the necessity of selecting an optimization

algorithm that aligns with the specific priorities of the oscillator design, whether it be high frequency, low phase noise, or a balanced approach.

REFERENCES

- [1] Mohammadi, M. Mohammadi, and S. H. Zahiri, "Design of optimal CMOS ring oscillator using an intelligent optimization tool," Soft Comput., vol. 22, no. 24, pp. 8151–8166, 2018, doi: 10.1007/s00500-017-2759-4.
- [2] M. Grozing, B. Phillip, and M. Berroth, "CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range," in ESSCIRC 2004 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705), 2003, pp. 679–682. doi: 10.1109/ESSCIRC.2003.1257226.
- [3] V. Sikarwar, N. Yadav, and S. Akashe, "Design and analysis of CMOS ring oscillator using 45 nm technology," in 2013 3rd IEEE International Advance Computing Conference (IACC), 2013, pp. 1491–1495. doi: 10.1109/IAdCC.2013.6514447.
- [4] J. Jalil, M. B. I. Reaz, and M. A. M. Ali, "CMOS Differential Ring Oscillators: Review of the Performance of CMOS ROs in Communication Systems," IEEE Microw. Mag., vol. 14, no. 5, pp. 97–109, 2013, doi: 10.1109/MMM,2013.2259401.
- [5] M. K. Mandai and B. C. Sarkar, "Ring oscillators: Characteristics and applications," Indian J. Pure Appl. Phys., vol. 48, no. 2, pp. 136–145, 2010.
- [6] J. Diaz-Fortuny, P. Saraza-Canflanca, E. Bury, R. Degraeve, and B. Kaczer, "An In-Depth Study of Ring Oscillator Reliability under Accelerated Degradation and Annealing to Unveil Integrated Circuit Usage," Micromachines, vol. 15, no. 6, 2024, doi: 10.3390/mi15060769.
- [7] N. Corradini, "Fast Simulation-Based Method for Characterization of CMOS Ring Oscillators in a 180 nm Process".
- [8] N. Gate and U. Cntfet, "Extremely High Frequency Voltage-Controlled Ring-Oscillator Based-on Extremely High Frequency Voltage-Controlled Ring-Oscillator Based-on NAND Gate Using CNTFET," no. June, 2023.
- [9] E. Sadeghi and E. Ebrahimi, "Ultra Low Power Temperature Compensated Complementary Metal Oxide Semiconductor Ring Oscillator in Subthreshold," Int. J. Eng. Trans. A Basics, vol. 36, no. 1, pp. 108–118, 2023, doi: 10.5829/ije.2023.36.01a.13.
- [10] Y. Luo, J. Zhang, J. Hao, and X. Zhao, "A 2.5 pJ/bit PVT-Tolerant True Random Number Generator Based on Native-NMOS-Regulated Ring Oscillator," IEEE Trans. Circuits Syst. II Express Briefs, vol. 70, no. 10, pp. 3927–3931, 2023, doi: 10.1109/TCSII.2023.3288036.